ä¿ëÁ¤º¸ °Ë»ö

SOC Design°æ·ÂÀÚ ¸ðÁý

µî·ÏÀÏ 2014-11-17 ¸¶°¨
¡¤ Æ÷Áö¼Ç
ȸ»ç¼Ò°³  
Á÷±Þ/Á÷Ã¥  ´ë¸®±Þ ÀÌ»ó
´ã´ç¾÷¹«  - High performance CPU/GPU physical design to get the best PPA. 
- DTV SoC / Mobile AP physical implementation. 
- Signal integrity analysis for (LP)DDR3/4 and SERDES on die/package/board. 
- Power estimation, power delivery network design, power integrity analysis, 
- Design automation, design-kit/IP management, design infra system management 
- Structural DFT, DFT, and DFR for large SoC. Mixed signal IP DFT/DFD 
- Post-silicon analysis, manufacturing data analysis 
- Library development(standard cell, memory, IO, ESD IP) and characterization 
- Synthesis and STA(static timing analysis). Timing sign-off 
- Product and test engineer 
±Ù¹«Áö  
ó¿ìÁ¶°Ç  
¡¤ ÀÚ°Ý¿ä°Ç
Çз   ´ëÁ¹ÀÌ»ó
°æ·Â  - Must have an BS, MS or Ph.D. in EE, ECE, or RF 
- 2-15 yrs experience in SoC design industries. 
- The skills and experience required for this position are as follows: 
. Experience and knowledge of industry tools for relevant fields 
. Deep understanding of SoC design flow and current manufacturing process 
. Programming and scripting skills (Tcl, perl and/or C) 
. Strong problem-solving skills and teamwork, self-motivated, excellent verbal and written communication 
. Low power SoC experience is plus 
. Double patterning, FinFET process node experience is plus
¿¬·É  
Ư±â»çÇ×  

¡¤ Á¢¼ö¹æ¹ý
¸¶°¨ÀÏ ¸¶°¨
ÀüÇüÀýÂ÷ ¼­·ùÀüÇü/¸éÁ¢
Á¦Ãâ¼­·ù ±¹¹®À̷¼­(±¸Ã¼ÀûÀÎ °æ·Â±â¼ú Æ÷ÇÔ)
¸ñ·Ïº¸±â